# ARISTA The Arista 7130 Series

# The Arista 7130 combines ultra-low latency Layer 1 switching with programmable FPGA technology. The series contains:

- The 7130 Connect Layer 1+ network devices with port-to-port latencies as low as 4 nanoseconds.
- The FPGA-enabled devices of the 7130E & L Series which are programmable switches that can host up to 3 FPGAs and can be leveraged to run Arista and third party network applications.
- The 7130 network applications which feature capabilities for ultra-low latency multiplexing in as low as 39 ns (MetaMux), tapping, tap aggregation and sub-nanosecond precise timestamping (MetaWatch), layer 2 switching (SwitchApp), filtering (MetaProtect), inline timestamping (ExchangeApp) and segmented multiplexing for multi-tenant environments (MultiAccess). Arista also provides development toolkits & IP Cores for users to develop their own applications.

### **Layer 1+ switching devices**

Arista's 7130 Connect Series Layer 1+ switches are powerful network devices designed for ultra-low latency of just 4 ns. Available in 16, 48 or 96 port device options, they combine a multitude of network functionality on a single device:

- Signal regeneration
- Media conversion
- Port mirroring
- Telemetry, Layer 1+ statistics on every link
- · Dynamic patching/link management

All network devices are deterministic with virtually undetectable jitter as they neither buffer or queue data, hence utilizing 100% of available bandwidth. The 7130 Connect platform is packet-aware providing comprehensive packet statistics, signal quality monitoring incl. eye diagrams, and diagnostics. Packet replication provides the ability to sniff packets without affecting the data path.

### **FPGA-enabled devices**

Arista's 7130E and L devices leverage the latest FPGA technology to allow companies to develop and deploy cutting-edge network applications. Available in 32, 48 or 96 SFP+ port options, the FPGA switches include a host of functionality:

- Up to 3 FPGAs on a single device
- 5 ns layer 1 switching between network
- 3 ns latency from front panel to FPGA
- Various specifications for RAM, buffers, and transceivers
- Extensive development toolkits and low-latency IP Cores

All FPGA-enabled devices are optimized for Arista's high performance network applications and can equally be leveraged to run 3rd party partner applications. FPGA application developers can utilize the platform to deploy and deliver their performance critical apps. In addition to the market-leading FPGA functionality, the devices offer all of the Layer 1+ network functionality also found on the Connect series.

### **MOS operating system**

MOS is based on Linux and provides a CLI and web interface as well as support for other management protocols. It provides a standard platform with the commands, tools and packages such as syslog, net-snmp, daemons, RPMs, Bash, Python, authentication and security.

### **EOS operating system & CloudVision**

EOS is a fully programmable, highly modular, Linux-based OS, using an industry standard CLI and running a single binary software image across the Arista switching family. Architected for resiliency and programmability, EOS has a unique multi-process state sharing architecture that separates state information and packet forwarding from protocol processing and application logic. CloudVision provides a network-wide approach for workload orchestration, workflow automation and real-time telemetry enabling companies to manage the network with much fewer human resources.



## **Technical Specifications**

### Layer 1 network switches

7130 Connect Series	7130-16	7130-48	7130-96
Description	16 port Layer-1 Switch	48 port Layer-1 Switch	96 port Layer-1 Switch
SFP+ Interfaces (100M-11.3Gbps)	16	48	96
Port-to-Port Latency	4 ns	4 ns	6 ns
RU	1	1	2
Airflow	Front-Rear or Rear-Front	Front-Rear or Rear-Front	Front-Rear or Rear-Front
Power Supplies	Redundant AC or DC	Redundant AC or DC	Redundant AC or DC

### **FPGA-enabled network switches**

7130E Series Devices								
Model	FPGA	FPGA Quantity	SFP+ Ports	FPGA Ports	RU	ePCIE	PPS In/ Outs	SSD Drive Bays
48EH	Xilinx Virtex® UltraScale+™ VU9P	3	48	56 central/ 14 leaf	1		Х	

7130L Series Devices											
Model	FPGA	FPGA Quantity	SFP+ Ports	FPGA Ports	Off-Chip RAM	RU	ePCIE	PPS In/ Outs	Clock	SSD Bay	Internal 10G Ports
48L	Xilinx Virtex® UltraScale ™ VU7P	1	48	60	4 x 8GB DDR4 2400 ECC	1		Х	ОСХО		Х
96L	Xilinx Virtex® UltraScale ™ VU7P	1	96	58	4 x 8GB DDR4 2400 ECC	2		Х	ОСХО		Χ
32LB	Xilinx Virtex® UltraScale ™ VU9P	1	32	60	4 x 8GB DDR4 2400 ECC	1	Х	Х	OCXO	Х	Х
48LB	Xilinx Virtex® UltraScale ™ VU9P	1	48	60	4 x 8GB DDR4 2400 ECC	1		Х	OCXO		Χ
96LB	Xilinx Virtex® UltraScale ™ VU9P	1	96	58	4 x 8GB DDR4 2400 ECC	2		Х	OCXO		Х
48LA	Xilinx Virtex® UltraScale ™ VU7P	1	48	60	4 x 8GB DDR4 2400 ECC	1		Х	Atomic		Χ
96LA	Xilinx Virtex® UltraScale ™ VU7P	1	96	58	4 x 8GB DDR4 2400 ECC	2		Х	Atomic		Х
32LBA	Xilinx Virtex® UltraScale ™ VU9P	1	32	60	4 x 8GB DDR4 2400 ECC	1	Х	Х	Atomic	Х	Х
48LBA	Xilinx Virtex® UltraScale ™ VU9P	1	48	60	4 x 8GB DDR4 2400 ECC	1		Х	Atomic		Х
96LBA	Xilinx Virtex® UltraScale ™ VU9P	1	96	58	4 x 8GB DDR4 2400 ECC	2		Х	Atomic		Х



### **Network Applications**

Arista offers several powerful network applications to simplify and transform network infrastructure. These applications are designed for use cases including ultra-low latency exchange trading, network visibility and providing vendor or brokerbased shared services. Arista's 7130E and L Series devices support these applications.

Application	Key Features	Use it for
MetaWatch Advanced network monitoring	<ul> <li>Tapping</li> <li>Large scale, lossless tap aggregation</li> <li>Multi-port data capture</li> <li>Sub-nanosecond precise time stamping</li> <li>Deep buffering (32 GB)</li> </ul>	<ul> <li>In-depth network monitoring and visibility</li> <li>Improved network reliability &amp; troubleshooting problems</li> <li>Market data &amp; packet capture</li> <li>Accurate latency measurement &amp; monitoring</li> <li>Regulatory compliance (MiFID II - RTS 25)</li> </ul>
MetaMux Low-latency multiplexing	<ul> <li>Data aggregation in 39 nanoseconds</li> <li>Deterministic jitter</li> <li>Packet statistics</li> <li>BGP &amp; PIM support</li> </ul>	<ul> <li>Ultra-low latency network connectivity for trading</li> <li>Market data fan-out and data aggregation for order entry at nanosecond levels</li> </ul>
MultiAccess  Connection sharing with enhanced security	<ul> <li>Low-latency multiplexing and security</li> <li>ACL-based configurable filtering</li> <li>Easy to deploy data privacy for connection sharing</li> <li>Simplified footprint for both mux and filtering applications</li> </ul>	<ul> <li>Secure network connection sharing</li> <li>Providing sponsored access to multiple clients</li> <li>Multi tenant exchange access</li> <li>Low latency interconnect sharing</li> </ul>
SwitchApp Low-latency Layer 2 Switching	<ul> <li>1/10/40G Layer 2 switching, implemented in FPGA</li> <li>Ultra-low latency packet forwarding in 94 -132 ns</li> <li>Full featured L2 switching pipeline powered by EOS</li> <li>Non-blocking bandwidth profiles to provide up to 480 Gbps</li> </ul>	<ul> <li>L2 Multicast pub/sub</li> <li>Multi-layer MLAG-based leaf-spine fabric, including redundant connections.</li> <li>Supporting Colo deployments with multiple concurrent connections</li> <li>Optimised distribution of traffic</li> <li>Low latency back-office or message bus infrastructure</li> </ul>
ExchangeApp Inline timestamping enables exchange fairness	<ul> <li>Timestamp at the edge of trading venue networks</li> <li>Sub-200ns passthrough latency to apply the timestamp</li> <li>Reliable accuracy and timestamp precision</li> <li>Accurately synchronise timestamps between multiple ExchangeApp devices</li> </ul>	<ul> <li>Increase exchange fairness</li> <li>Reduce trading venue latency sensitivity</li> <li>Maintain trade order based on edge timestamps</li> <li>Reduce complexity and risk of traditional low-latency exchange infrastructures</li> </ul>
MetaProtect Firewall Low-latency packet filtering in 135 ns	<ul> <li>Architected for ultra-low-latency with forwarding from 135 nanoseconds</li> <li>Line rate 10GbE packet uni or bidirectional filtering between port-pairs</li> <li>Stateless security policy with up to 510 rules per ACL</li> <li>Full packet header logging for non-compliant packets</li> </ul>	<ul> <li>Low-latency firewall</li> <li>Satisfy InfoSec or regulatory compliance mandates without introducing excessive latency</li> </ul>



### **IP Cores and Development Toolkits**

Arista provides a built-in application framework allowing developers to wrap applications into simple packages for deployment, streamlining operational processes. Arista development toolkits enable complete and unfettered access to the facilities provided by the in-system FPGAs.

Core	Overview	Use it for
10G MAC-PHY IP Core	<ul> <li>An IP core for interfacing 10 gigabit Ethernet with low latency.</li> <li>Implements a low latency Ethernet MAC and Physical layer (10GBASE-R)</li> <li>Connects directly to FPGA top level serial transceiver pins and provides separate AXI4 interfaces for RX and TX user data</li> <li>Supports Xilinx Virtex® 7, Xilinx Kintex® UltraScale™, and Virtex®</li> <li>UltraScale+™ FPGA's.</li> </ul>	Accelerating your own applications access to the 10G network
Mux IP Core	<ul> <li>Implements the same functionality as the Arista MetaMux application.</li> <li>Allows for customizable radix and number of multiplexing cores e.g. one 4:1, plus a 13:1, plus a 14:1, etc</li> </ul>	<ul> <li>Sharing the FPGA between the mux functionality and your own application</li> <li>Building a multiplexing app with different configurations than the standard MetaMux application.</li> </ul>
MMP IP Core	Provides a bus that leverages parallel I/O between FPGA's on the 7130 triple FPGA platforms  8 ns intra FPGA latency  Provides a low latency clock domain crossing FIFO  Supports four MMP links connecting each Leaf FPGA to the Central FPGA and two MMP links connecting the two Leaf FPGAs together	<ul> <li>The lowest latency, parallel communications bus for your multi FPGA applications</li> <li>The fastest way to involve two FPGAs in a trading decision such as "splitting risk logic from trading logic".</li> </ul>
Timestamp IP Core (TS IPCore)	<ul> <li>Provides a timestamping and synchronisation engine, implemented as a combination of an encrypted RTL core, with a python based synchronisation daemon.</li> <li>When instantiated, the RTL core and software combination allows the system's OCXO to be synchronised to a PPS, PTP or NTP source.</li> <li>Multiple timestamper units can be instantiated to sample asynchronous strobes, providing nanosecond-precise timestamps within the RTL.</li> <li>The TS IP Core solution has the following specifications:         <ul> <li>1ns timestamp resolution with a +/- 2ns precision</li> <li>Configurable triggering</li> </ul> </li> </ul>	<ul> <li>The lowest latency , parallel communications bus for your multi FPGA applications</li> <li>The fastest way to involve two FPGAs in a trading decision such as "splitting risk logic from trading logic".</li> </ul>

### The Arista FPGA Developement Kit (or Arista FDK)\*

The Arista FDK provides the documentation, libraries and examples which enable developers to build new FPGA applications running on Arista's 7130 platform. The development environment includes:

- Hardware documentation & information
- IP Cores
- Working example applications, including example build systems
- Support resources to correctly build FPGA applications.

### The Arista Switch Development Kit for Vitis™\*

Vitis is a powerful tool, designed by Xilinx, to better enable FPGA development. Vitis is designed to make it simpler to build FPGA applications using higher-level languages, reusable blocks, and a statically configured Vitis Target Platform in the FPGA. Arista provides support for Vitis development, via these Vitis Target Platforms which run on the LB development standard and support the many Ethernet interfaces provided by the 7130LB devices. The Switch's internal CPU connects via PCIE to the FPGA, and supports XRT, giving a similar development experience to that of a server with an add-in PCIE card.

\*Note: The Arista FPGA Development Kit and the Arista Switch Development Kit for Vitis support the MOS Operating System. Support for Arista's EOS will be added in Q4 2020. EOS application examples will be added in Q4, 2020.



### **Customer Testimonials and Use Cases**



### Tier 1 Investment Bank

Arista and Velocimetrics work together to enable a global investment bank to realise a more than tenfold improvement in tick-to-trade latency and implement an advanced monitoring solution to measure its entire network business flow.



### **Electronic Trading Firm**

The Arista 7130 provides cost-effective access to exchanges at low nanosecond levels – providing the algorithmic asset manager 300 nanoseconds lower latency when sending messages from the trading server to the exchange in comparison to traditional network switches.



### **Deutsche Börse**

Arista provides lossless data capture, improved network monitoring and precision timestamping of Deutsche Börse's co-location network – offering the exchange unprecedented insight into the network.

### Santa Clara—Corporate Headquarters

5453 Great America Parkway, Santa Clara, CA 95054

Phone: +1-408-547-5500 Fax: +1-408-538-8920 Email: info@arista.com

### Ireland—International Headquarters

3130 Atlantic Avenue Westpark Business Campus Shannon, Co. Clare Ireland

Vancouver—R&D Office 9200 Glenlyon Pkwy, Unit 300 Burnaby, British Columbia Canada V5J 5J8

San Francisco—R&D and Sales Office 1390 Market Street, Suite 800 San Francisco, CA 94102

### India—R&D Office

Global Tech Park, Tower A & B, 11th Floor Marathahalli Outer Ring Road Devarabeesanahalli Village, Varthur Hobli Bangalore, India 560103

Singapore—APAC Administrative Office 9 Temasek Boulevard

#29-01, Suntec Tower Two Singapore 038989

Australia - Sydney Wynyard Green, Level 5, 11 York Street Sydney NSW 2000









Copyright © 2021 Arista Networks, Inc. All rights reserved. CloudVision, and EOS are registered trademarks and Arista Networks is a trademark of Arista Networks, Inc. All other company names are trademarks of their respective holders. Information in this document is subject to change without notice. Certain features may not yet be available. Arista Networks, Inc. assumes no responsibility for any errors that may appear in this document. May 2021